

SPECIFICATIONS

PXIe-5162

PXIe, 1.5 GHz, 5 GS/s, 10-Bit PXI Express Oscilloscope

Contents

Definitions.....	2
Conditions.....	2
Vertical.....	3
Analog Input.....	3
Impedance and Coupling.....	3
Voltage Levels.....	4
Accuracy.....	5
Bandwidth and Transient Response.....	6
Spectral Characteristics.....	10
Horizontal.....	12
Sample Clock.....	12
Phase-Locked Loop (PLL) Reference Clock.....	14
External Sample Clock (CLK IN, Front Panel Connector).....	15
External Reference Clock In (CLK IN, Front Panel Connector).....	15
Reference Clock Out (CLK OUT, Front Panel Connector).....	15
Trigger.....	16
Analog Trigger (Edge Trigger Type).....	16
External Trigger (TRIG, Front Panel Connector).....	17
Digital Trigger (Digital Trigger Type).....	17
Programmable Function Interface (PFI 0 and PFI 1, Front Panel Connectors).....	17
CableSense.....	18
Waveform Specifications.....	19
Memory Sanitization.....	19
Calibration.....	19
External Calibration.....	19
Self-Calibration.....	19
Calibration Specifications.....	19
Software.....	20
Driver Software.....	20
Application Software.....	20
Interactive Soft Front Panel and Configuration.....	20
TClk Specifications.....	20
Power Requirements.....	21
Physical Characteristics.....	21

Environmental Characteristics.....	22
Product Certifications and Declarations.....	22

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. *Warranted* specifications account for measurement uncertainties, temperature drift, and aging. *Warranted* specifications are ensured by design, or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- *Nominal* specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- *Measured (meas)* specifications describe the measured performance of a representative model.

Specifications are *Typical* unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges
- All bandwidths and bandwidth limit filters
- Sample rate set to 1.25 GS/s, 2.5 GS/s, or 5 GS/s
- Onboard Sample clock locked to onboard Reference clock

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature ranges of 0 °C to 45 °C
- The PXIe-5162 is warmed up for 15 minutes at ambient temperature
- Self-calibration is completed after warm-up period
- Calibration cycle is maintained
- The PXI Express chassis fan speed is set to HIGH, the foam fan filters are removed if present, and the empty slots contain PXI chassis slot blockers and filler panels. For more information about cooling, refer to the Maintain Forced-Air Cooling Note to Users document available at ni.com/manuals.
- NI-SCOPE 4.1 or later instrument driver is used
- External calibration is performed at 23 °C ± 3 °C

Typical specifications are valid under the following conditions unless otherwise noted:

- Ambient temperature ranges of 0 °C to 45 °C

Vertical

Analog Input

Number of channels

PXIe-5162 (2 CH)

Two (simultaneously sampled)

PXIe-5162 (4 CH)

Four (simultaneously sampled)

Input type

Referenced single-ended

Connectors

BNC

Impedance and Coupling



Note Impedance and coupling are software-selectable on a per-channel basis.

Table 1. Input Impedance

Impedance Setting	Typical	Warranted
50 Ω	50 $\Omega \pm 1.50\%$	50 $\Omega \pm 1.75\%$
1 M Ω	1 M $\Omega \pm 0.75\%$	1 M $\Omega \pm 0.90\%$

Input capacitance¹

15 pF \pm 0.8 pF, nominal


15 pF \pm 2.5 pF, warranted

Input coupling

AC, DC

¹ 1 M Ω input only.

Figure 1. 50 Ω Input Return Loss and Input VSWR, Measured



Voltage Levels

Table 2. 50 Ω Full-Scale (FS) Input Range and Vertical Offset Range

Input Range (V_{pk-pk})	Vertical Offset Range (V)
0.05 V	±0.5
0.1 V	±0.5
0.2 V	±0.5
0.5 V	±0.5
1 V	±0.5
2 V	±1.5
5 V	0

Table 3. 1 MΩ FS Input Range and Vertical Offset Range

Input Range (V_{pk-pk})	Vertical Offset Range (V)
0.05 V	±0.5
0.1 V	±0.5

Table 3. 1 M Ω FS Input Range and Vertical Offset Range (Continued)

Input Range (V _{pk-pk})	Vertical Offset Range (V)
0.2 V	±0.5
0.5 V	±0.5
1 V	±0.5
2 V	±5
5 V	±5
10 V	±5
20 V	±30
50 V	±15

Maximum input overload²

50 Ω	Peaks \leq 5 V, nominal
1 M Ω	Peaks \leq 42 V, nominal

Accuracy

Resolution	10 bits
DC accuracy ³	$\pm[(2\% \times Reading - Vertical\ Offset)$ $+ (1.4\% \times Vertical\ Offset)$ $+ (0.6\% \text{ of } FS) + 600 \mu\text{V}]$
DC drift ⁴	$\pm[(0.1\% \times Reading - Vertical\ Offset)$ $+ (0.025\% \times Vertical\ Offset)$ $+ (0.03\% \text{ of } FS)]$ per °C, nominal
AC amplitude accuracy ³	±0.5 dB at 50 kHz
AC amplitude drift ⁴	±0.01 dB per °C at 50 kHz, nominal

² Signals exceeding the maximum input overload may cause damage to the device.

³ Within ±3 °C of self-calibration temperature. This specification is *typical* for peak-to-peak input ranges of 0.05 V to 0.1 V and *warranted* for all other input ranges.

⁴ Used to calculate errors when onboard temperature changes more than ±3 °C from the self-calibration temperature.

Table 4. Channel-to-Channel Crosstalk, Nominal⁵

Input Impedance	Input Frequency	Crosstalk
50 Ω	DC ≤ f ≤ 100 MHz	-60 dB
	100 MHz < f ≤ 700 MHz	-45 dB
	700 MHz < f ≤ 1000 MHz	-40 dB
1 MΩ ⁶	DC ≤ f ≤ 100 MHz	-55 dB
	100 MHz < f ≤ 200 MHz	-45 dB

Bandwidth and Transient Response

50 Ω bandwidth (-3 dB)⁷

1.5 GHz, warranted

Table 5. 1 MΩ Bandwidth (-3 dB)¹¹

Input Impedance	Input Range (V _{pk-pk})	Nominal	Warranted
1 MΩ ⁹	0.05 V to 1 V	—	300 MHz
	2 V to 10 V	300 MHz	250 MHz ¹⁰
	20 V to 50 V	300 MHz	—

Bandwidth-limiting filters

20 MHz

175 MHz

Rise/fall time¹²

50 Ω

320 ps

1 MΩ¹³

1.4 ns

⁵ Measured on one channel with test signal applied to another channel with the same range setting on both channels.

⁶ Only valid on peak-to-peak input ranges of 0.05 V to 10 V.

⁷ Normalized to 50 kHz.

⁸ For ambient temperature ranges of 0 °C to 30 °C

⁹ Verified using a 50 Ω source and 50 Ω feed-through terminator.

¹⁰ For ambient temperature ranges of 0 °C to 30 °C

¹¹ Normalized to 50 kHz.


¹² 50% FS input pulse.

¹³ Verified using a 50 Ω source and 50 Ω feed-through terminator.

AC-coupling cutoff (-3 dB)¹⁴

50 Ω ¹⁵	170 kHz
1 M Ω	17 Hz

Figure 2. PXIe-5162 Step Response, 50 Ω , 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 150 ps Rising Edge, Measured



¹⁴ Verified using a 50 Ω source.

¹⁵ With AC coupling enabled, the DC resistance to ground is 20 k Ω .

Figure 3. PXIe-5162 Step Response, 1 M Ω , 1 V_{pk-pk} Input Range, -0.25 V Programmable Offset, 500 ps Rising Edge, Measured¹⁶





Figure 4. PXIe-5162 50 Ω Frequency Response, 1 V_{pk-pk}, 5 GS/s, Measured



¹⁶ Verified using a 50 Ω source and 50 Ω feed-through terminator.

Figure 5. PXIe-5162 1 M Ω Frequency Response, 1 V_{pk-pk}, Measured¹⁷





Figure 6. PXIe-5162 Bandwidth-Limiting Filters Frequency Response, 1 V_{pk-pk}, Measured



¹⁷ Verified using a 50 Ω source and 50 Ω feed-through terminator.

Spectral Characteristics

50 Ω Spectral Characteristics

Table 6. Spurious-Free Dynamic Range (SFDR), Measured¹⁸

Input Frequency	Input Range (V _{pk-pk})	SFDR	
		1.25 GS/s, 2.5 GS/s ¹⁹ , 5.0 GS/s ¹⁹	2.5 GS/s, 5.0 GS/s
<10 MHz	0.05 V	52 dBc	40 dBc
	0.1 V	52 dBc	46 dBc
	0.2 V	56 dBc	46 dBc
	0.5 V to 5 V	56 dBc	50 dBc
≥10 MHz to ≤1 GHz	0.05 V	46 dBc	40 dBc
	0.1 V to 5 V	46 dBc	46 dBc


Table 7. Effective Number of Bits (ENOB), Nominal¹⁸

Input Frequency	Input Range (V _{pk-pk})	ENOB
<1 GHz	0.05 V	6.0
	0.1 V	6.6
	0.2 V to 5 V	7.0

¹⁸ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.

¹⁹ Excludes ADC interleaving spurs.

Figure 7. PXIe-5162 Single-Tone Spectrum, 2.98 dBm Input Signal at Connector, 50 Ω, 1 V_{pk-pk}, 5 GS/s, 300 MHz Input Tone, Full Bandwidth, Measured



1 MΩ Spectral Characteristics²⁰

Table 8. SFDR, Nominal²¹

Input Frequency	Input Range (V _{pk-pk})	SFDR	
		1.25 GS/s, 2.5 GS/s ²² , 5.0 GS/s ²²	2.5 GS/s, 5.0 GS/s
<10 MHz	0.05 V to 10 V	53 dBc	48 dBc
	20 V	50 dBc	44 dBc
≥10 MHz to ≤100 MHz	0.05 V to 0.5 V	53 dBc	48 dBc
	1 V to 5 V	48 dBc	48 dBc

²⁰ Verified using a 50 Ω source and 50 Ω feedthrough terminator.

²¹ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics. 7.2 kHz resolution bandwidth.

²² Excludes ADC interleaving spurs.

Table 9. ENOB, Nominal²¹

Input Frequency	Input Range (V _{pk-pk})	ENOB
<10 MHz	10 V to 20 V	7.1
≤100 MHz	0.05 V	6.2
	0.1 V	6.8
	0.2 V to 5 V	7.1

Noise

Table 10. RMS Noise²³

Input Impedance	Input Range (V _{pk-pk})	Typical	Warranted
50 Ω	0.05 V	0.55% of FS	0.62% of FS
	0.1 V	0.33% of FS	0.39% of FS
	0.2 V to 5 V	0.28% of FS	0.34% of FS
1 MΩ	0.05 V	0.55% of FS	0.62% of FS
	0.1 V	0.33% of FS	0.39% of FS
	0.2 V to 50 V	0.28% of FS	0.34% of FS

Skew

Channel-to-channel skew

50 Ω to 50 Ω	<25 ps, nominal
1 MΩ to 1 MΩ	<125 ps, nominal
50 Ω to 1 MΩ	<800 ps, nominal

Horizontal

Sample Clock

Sources

Internal	Onboard clock (internal VCO)
External	Front panel SMB connector

²³ Verified using a 50 Ω terminator connected to input.

Onboard Clock

Real-time sample rate range²⁴


One channel enabled	76.299 kS/s to 5 GS/s
Two channels enabled ²⁵	76.299 kS/s to 2.5 GS/s
Four channels enabled	76.299 kS/s to 1.25 GS/s
Random interleaved sampling (RIS) range ²⁶	Up to 100 GS/s

²⁴ Divide by n decimation from 1.25 GS/s used for all rates less than 1.25 GS/s. For more information about the Sample Clock and decimation, refer to the *NI High-Speed Digitizers Help*.

²⁵ For the PXIe-5162 (4 CH), supported on channels 0 and 2. For the PXIe-5162 (2 CH), supported on channels 0 and 1.

²⁶ With one channel enabled, stepped in multiples of 5 GS/s. With two channels enabled, stepped in multiples of 2.5 GS/s. With four channels enabled, stepped in multiples of 1.25 GS/s.

Figure 8. PXIe-5162 Phase Noise (Plotted without Spurs) at 1 GHz, 3 dBm Input Signal, Locked to Onboard Reference Clock, Measured



Sample Clock jitter ²⁷	180 fs RMS (12 kHz to 10 MHz), nominal
Timebase frequency	2.5 GHz
Timebase accuracy ²⁸	±10 ppm, typical ±25 ppm, warranted

Phase-Locked Loop (PLL) Reference Clock

Sources	
Internal	Onboard 10 MHz reference
External	External 10 MHz (front panel CLK IN connector) or PXI_CLK10 (backplane connector)
Duty cycle tolerance	45% to 55%

²⁷ Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.

²⁸ When phase-locked to an external Reference Clock, the timebase accuracy is equal to the external Reference Clock accuracy. For example, when locked to the System Reference Clock of a PXI Express chassis, the module inherits the accuracy of the chassis System Reference Clock.

External Sample Clock (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Sample Clock	-10 dBm through 16 dBm
Maximum input overload, when configured as a Sample Clock	18 dBm
Impedance	50 Ω
Coupling	AC
Frequency range	1.25 GHz to 2.5 GHz ²⁹

External Reference Clock In (CLK IN, Front Panel Connector)

Input voltage range, when configured as a Reference Clock	200 mV _{pk-pk} to 4 V _{pk-pk}
Maximum input overload, when configured as a Reference Clock	5 V _{pk-pk} with Peaks \leq 10 V
Impedance	50 Ω
Coupling	AC
Frequency range ³⁰	10 MHz

Reference Clock Out (CLK OUT, Front Panel Connector)

Output impedance	50 Ω
Logic type	3.3 V CMOS
Maximum current drive	\pm 10 mA

²⁹ To achieve the same real-time sample rate ranges as the onboard clock, a 2.5 GHz frequency is required.

³⁰ The PLL Reference Clock frequency must be accurate to \pm 25 ppm.

Trigger

Supported trigger	Reference (Stop) Trigger
Trigger types	Edge Digital Immediate Hysteresis Software
Trigger sources	
PXIe-5162 (2 CH)	CH 0, CH 1, TRIG, PFI 0, PFI 1, PXI_TRIG <0..6>, and Software
PXIe-5162 (4 CH)	CH 0, CH 1, CH 2, CH 3, PFI 0, PFI 1, PXI_TRIG <0..6>, and Software
Time-to-digital conversion circuit time resolution	4 ps
Dead time	710 ns, nominal
Holdoff	6.4 ns to 27.4 s
Trigger delay	From 0 to 73,786,976 seconds (28 months), nominal

Analog Trigger (Edge Trigger Type)

Sources	
PXIe-5162 (2 CH)	CH 0, CH 1, or TRIG ³¹
PXIe-5162 (4 CH)	CH 0, CH 1, CH 2, or CH 3
Trigger filters	
Low-frequency reject	150 kHz, nominal
High-frequency reject	150 kHz, nominal
Trigger sensitivity	3% of FS at ≤100 MHz, nominal
Trigger accuracy ³²	6% of FS at ≤100 MHz, nominal
Trigger jitter	4.7 ps

³¹ For specifications on the TRIG input, refer to the *External Trigger (TRIG, Front Panel Connector)* section.

³² When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.

External Trigger (TRIG, Front Panel Connector)



Note TRIG is valid only for the PXIe-5162 (2 CH) device.

Connector	BNC
Impedance	50 Ω or 1 M Ω
Coupling	AC or DC
Input voltage range	
50 Ω	± 2.5 V
1 M Ω	± 5 V
Maximum input overload	
50 Ω	Peaks ≤ 5 V, nominal
1 M Ω	Peaks ≤ 42 V, nominal
Trigger sensitivity	3% of FS at ≤ 100 MHz, nominal
Trigger accuracy ³³	8% of FS at ≤ 100 MHz, nominal
Trigger jitter	4.7 ps

Digital Trigger (Digital Trigger Type)

Sources³⁴

Front panel SMB connector	PFI <0..1>
Backplane connector	PXI_TRIG <0..6>

Programmable Function Interface (PFI 0 and PFI 1, Front Panel Connectors)

Connector	SMB jack
Direction	Bidirectional

³³ When the impedance settings of the triggering input and the analog input channel are the same. Delay will increase if the impedance of the triggering input does not match the impedance of the analog input channel.

³⁴ Subsample trigger accuracy not supported on PFI 1 or PXI_TRIG<0..6>.

As an Input (Trigger)

Destinations	Start Trigger (Acquisition Arm) Reference (Stop) Trigger Advance Trigger
Input impedance	10 k Ω
V _{IH}	2.0 V
V _{IL}	0.8 V
Maximum input overload	-0.5 V to 5.5 V
Maximum frequency	25 MHz

As an Output (Event)

Sources	Ready for Start Start Trigger (Acquisition Arm) Ready for Reference Arm Reference Trigger Reference (Stop) Trigger End of Record Ready for Advance Advance Trigger Done (End of Acquisition) Probe Compensation ³⁵
Output impedance	50 Ω , nominal
Logic type	3.3 V CMOS
Maximum current drive	± 10 mA
Maximum frequency	25 MHz

CableSense

CableSense pulse voltage ³⁶	0.5 V, nominal
CableSense pulse rise time ³⁷	650 ps, nominal

Driver support for CableSense on the PXIe-5162 was first available in NI-SCOPE 18.7.

Related Information

For more information about CableSense technology, refer to ni.com/cablesense.

³⁵ 1 kHz, 50% duty cycle square wave, PFI 1 only.

³⁶ When measured with a high-impedance device.

³⁷ When sourcing into a 50 Ω cable or load.

Waveform Specifications

Onboard memory sizes ³⁸	64 MB or 2 GB
Minimum record length	1 sample
Number of pretrigger samples ³⁹	Zero up to full record length
Number of posttrigger samples ³⁹	Zero up to full record length
Maximum number of records in onboard memory ⁴⁰	
64 MB	65,536
2 GB	100,000
Allocated onboard memory per record	$[(Record\ length + 448\ samples) \times 2\ bytes/sample]$, rounded up to an integer multiple of 128 bytes (minimum 512 bytes)

Memory Sanitization

For information about memory sanitization, refer to the letter of volatility for your device, which is available at ni.com/manuals.

Calibration

External Calibration

External calibration calibrates the onboard references used in self-calibration and the external trigger levels. All calibration constants are stored in nonvolatile memory.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, triggering, and timing errors for all input ranges.

Calibration Specifications

Interval for external calibration	2 years
Warm-up time	15 minutes

³⁸ Onboard memory is shared among all enabled channels. Devices with NI part number 154772A-x2L had 1 GB of onboard memory.

³⁹ Single-record and multirecord acquisitions.

⁴⁰ You can exceed these numbers if you fetch records while acquiring data. For more information, refer to the *NI High-Speed Digitizers Help*.

Software

Driver Software

Driver support for this device was first available in NI-SCOPE 4.1.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5162. NI-SCOPE provides application programming interfaces for many development environments.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PXIe-5162 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to perform interactive measurements on several different device types in a single program.



Note InstrumentStudio is supported only on 64-bit systems. If you are using a 32-bit system, use the NI-SCOPE–specific soft front panel instead of InstrumentStudio.

Interactive control of the PXIe-5162 was first available via InstrumentStudio in NI-SCOPE 18.1 and via the NI-SCOPE SFP in NI-SCOPE 4.1. InstrumentStudio and the NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5162. MAX is included on the driver media.

TClk Specifications

You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the *NI-TClk Synchronization Help*, which is located within the *NI High-Speed Digitizers Help*. For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.

Intermodule SMC Synchronization Using NI-TCIk for Identical Modules

Specifications are valid under the following conditions:

- All modules are installed in one PXI Express chassis.
- The NI-TCIk driver is used to align the Sample clocks of each module.
- All parameters are set to identical values for each SMC-based module.
- Modules are synchronized without using an external Sample clock.
- Self-calibration is completed.



Note Although you can use NI-TCIk to synchronize non-identical SMC-based modules, these specifications apply only to synchronizing identical modules.

Skew ⁴¹	100 ps, nominal
Skew after manual adjustment	≤5 ps, nominal
Sample clock delay/adjustment resolution	20 fs

Related Information

[NI-TCIk Overview](#)

For more information on manual adjustment, refer to [NI-TCIk Manual Calibration on NI-SCOPE Devices](#).

Power Requirements

+3.3 VDC	2.2 A, nominal
+12 VDC	2.3 A, nominal
Total power	34.8 W, nominal

Physical Characteristics

Dimensions	3U, 1 slot, PXI Express gen 1 x4 Module 21.4 cm × 2.0 cm × 13.1 cm (8.4 in. × 0.8 in. × 5.1 in.)
Weight	430 g (15 oz.)

⁴¹ Caused by clock and analog path delay differences. No manual adjustment performed. Tested with a NI PXIe-1082 chassis with a maximum slot-to-slot skew of 100 ps.

Environmental Characteristics

Temperature and Humidity

Temperature

Operating	0 °C to 45 °C
-----------	---------------

Storage	-40 °C to 71 °C
---------	-----------------

Humidity

Operating	10% to 90%, noncondensing
-----------	---------------------------

Storage	5% to 95%, noncondensing
---------	--------------------------

Pollution Degree

2

Maximum altitude

2,000 m (800 mbar) (at 25 °C ambient temperature)

Shock and Vibration

Random vibration

Operating	5 Hz to 500 Hz, 0.3 g RMS
-----------	---------------------------

Non-operating	5 Hz to 500 Hz, 2.4 g RMS
---------------	---------------------------

Operating shock

30 g, half-sine, 11 ms pulse

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the `patents.txt` file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the `readme` file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.